

An outline of Qucs-S compact device modelling: History and capabilities: Part 1: Equation-Defined Device (EDD) modelling to Verilog-A module synthesis

Mike Brinson ¹, mbrin72043@yahoo.co.uk.
Vadim Kuznetsov ², ra3xdh@gmail.com

¹Centre for Communications Technology, London Metropolitan University,
UK

²Bauman Moscow Technical University, Russia



Qucs-S Internet facilities: documentation and software download sites

Qucs-S: Qucs with SPICE

<https://ra3xdh.github.io/>

Qucs-S: Qucs with SPICE

Download links

The latest stable release is Qucs-0.0.19S. It is based on stable Qucs-0.0.19:


- Documentation: <https://qucs-help.readthedocs.io/en/spice4qucs/>
- Source tarball: qucs-0.0.19S.tar.gz
- Debian repository (32 and 64 bit packages), built with openSUSE OBS:
 - Debian 8 "Jessie" at: download.opensuse.org
 - Debian 7 "Wheezy" at: download.opensuse.org
- Windows installer (zipped EXE): qucs-0.0.19S-setup.zip

[\(Installation instructions...\)](#)

News

- January 26, 2017 Qucs-S 0.0.19 is released!
The first stable release. [Release announcement](#)
- November 8, 2016 Qucs-S RC8 released.
[Release notes and download link](#)
- September 3, 2016 Qucs-S RC7 released.
[Release notes and download link](#)
- May 15, 2016 Qucs-S RC6 released. [Release notes and download link](#)
- March 23, 2016 Qucs-S RC5 released. [Release notes and download link](#)
- January 31, 2016 Qucs-S RC4 released. [Release notes and download link](#)
- August 29, 2015 Qucs-S RC3 released.
- July 28, 2015 Qucs-S RC2 released.
- July 25, 2015 Qucs-S RC1 released.

Simulation example with Qucs-S and Ngspice



[\(More screenshots...\)](#)

What is Qucs-S?

Qucs-S is a spin-off of the [Qucs](#) cross-platform circuit simulator. "S" letter indicates SPICE. The purpose of the Qucs-S subproject is to use free SPICE circuit simulation kernels with the Qucs GUI. It merges the power of SPICE and the simplicity of the Qucs GUI. Qucs intentionally uses its own SPICE incompatible simulation kernel Qucsator. It has advanced RF and AC domain simulation features, but the most of existing industrial SPICE models are incompatible with it. Qucs-S is not a simulator by itself, but it requires to use a simulation backend with it. The schematic document format of Qucs and Qucs-S are fully compatible. Qucs-S allows to use the following simulation kernels with it:

- [Ngspice](#) is recommended to use. Ngspice is powerful mixed-level/mixed-signal circuit simulator. The most of industrial SPICE models are compatible with Ngspice. It has an excellent performance for time-domain simulation of switching circuits and powerful postprocessor.
- [XYCE](#) is a new SPICE-compatible circuit simulator written by Sandia from the scratch. It supports basic SPICE simulation types and has an advanced RF simulation features such as Harmonic balance simulation.
- [SpiceOpus](#) is developed by the Faculty of Electrical Engineering of the Ljubljana University. It is based on the SPICE-3f5 code
- Qucsator as backward compatible



History of Qucs-S compact device modelling

- 21 Feb 2007 : Implementation of subcircuit parameters. Allow equation variables and sweep parameters in component properties and subcircuit parameters. Equations can be placed in subcircuits.
- 24 Feb 2007 : Input parameters of components can be used in Qucs-S equations.
- 21 Apr 2007 : Support for symbolically defined devices (EDD). ONLY explicit equations allowed.
- 2 Sep 2007 : Allow number engineering notation in equations (pre- and post-processing as well as EDD).
- Oct 2007 : Using ADMS to translate Verilog-AMS device models into C++ code. Manual compiling and linking of model C++ CODE.
- 2008 to 2011 : Generation of Verilog-A compact semiconductor device models.
- 3 Mar 2011 : Implementation of interactive GNU Octave connection to Qucs-S.
- 31 Aug 2014 : Dynamic compilation and loading of Verilog-A modules, Addition of a full ADMS/Qucs "turn key" Verilog-A compact device modelling system to Qucs. Users are no longer required to manually edit C++ code and build system to be able to run Verilog-A models. Uses ADMS 2.3.4.
- 23 Nov 2014 : Synthesis/translation of Qucs-S schematics/netlists to SPICE style netlists.
- 2014 to 2015 : Full set of SPICE commands added, for example .PARAM, and .OPTION.
- 2014 to 2015 : Full set of SPICE components added.
- 24 Aug 2015 : Verilog-A "Turn-Key" module synthesiser added.
- 28 Sept 2015 : Qucs PlotVs() function added to Qucs-S.
- 9 March 2016 : XSPICE distributed analogue device models and user defined Code Models added.
- 8 April 2016 : Addition of XSPICE Code Models in user generated model libraries.
- 4 Nov 2016 : Start developing XSPICE "Turn-Key" Code Model synthesiser.
- 1 Feb 2017 : EDD maximum number of branches increased from 8 to 20.
- 5 March 2017 : Added .FUNC and .include-script components.
- 2017 : Continuing Qucs-S development in preparation for release 0.0.20.

The flowchart illustrates the Qucs-S design flow, organized into three main stages: Compact Device Modelling, Simulation, and Post-Simulation Data Processing. The flow is divided into a FRONT END and a BACK END.

COMPACT DEVICE MODELLING (FRONT END):

- XSPICE CodeModule** and **XSPICE synthesiser** feed into **Ngspice or SPICE OPUS circuit schematic**.
- Ngspice or SPICE OPUS components** also feed into **Ngspice or SPICE OPUS circuit schematic**.
- EDD + Equation** feeds into **Subcircuits** and **Verilog-A synthesiser**.
- Verilog-A synthesiser** feeds into **Verilog-A module** and **Qucsator or Xyce circuit schematic**.
- Subcircuits** and **Verilog-A module** feed into **Qucsator or Xyce circuit schematic**.
- Qucsator or Xyce components** feed into **Qucsator or Xyce circuit schematic**.

SIMULATION:

- Ngspice or SPICE OPUS circuit schematic** feeds into **Ngspice netlist synthesiser** and **SPICE OPUS netlist synthesiser**.
- Ngspice netlist synthesiser** feeds into **Ngspice**.
- SPICE OPUS netlist synthesiser** feeds into **SPICE OPUS**.
- Qucsator or Xyce circuit schematic** feeds into **Qucsator** and **Xyce netlist synthesiser**.
- Xyce netlist synthesiser** feeds into **Xyce**.

POST-SIMULATION DATA PROCESSING (BACK END):

- Ngspice**, **SPICE OPUS**, **Qucsator**, and **Xyce** feed into **Qucs-S post-processing**.
- Qucs-S post-processing** feeds into **Simulation data tabulation and visualization**.
- Qucs-S post-processing** and **Qucsator** feed into **Octave post-processing**.
- Octave post-processing** feeds into **Device parameter extraction**.
- Device parameter extraction** and **Device measurements** feed into **Simulation data tabulation and visualization**.

1. Qucs-S allows the selection of the simulation engine to use.
2. Available simulation components depends on the simulation engine chosen.
3. Users may select either Qucs-S or Octave post-processing of simulator data.

Building compact device models with Qucs-S: 1 Specification of the static and dynamic device properties of a semiconductor step recovery diode example

- In this presentation a compact model for a semiconductor step diode has been chosen to illustrate the different model building tools implemented by Qucs-S. This choice of model is deliberate because it's properties are well known, making the operation of the modelling tools easier to follow and understand.

- Non-linear static Id-Vd characteristics :

$I_d = IST2 \cdot (\exp(V_d / (N \cdot V_t(T2))) - 1.0) + GMIN \cdot V_d$, where

$V_d = V(\text{Anode}, \text{Cathode})$,

$T1 = TNOM + 273.15$,

$T2 = TEMP + 273.15$,

$V_t(T2) = (k \cdot T2) / q$,

$IST2 = IS \cdot AREA \cdot (T2 / T1)^{XTN / N} \cdot \exp(-E_g(300) / V_t(T2))$,

$E_g(T) = E_g - (7.02e - 4 \cdot T \cdot T) / (1108.0 + T)$, here

k is the Boltzmann constant and q the elementary charge. Other physical parameters have their usual meaning: $AREA = 1$, $N = 1$, $IS = 1e - 14$,

$XTI = 3.0$, $E_g = 1.16$, $TNOM = 26.85$, $TEMP = 26.85$ and $GMIN = 1e - 9$.

Building compact device models with Qucs-S: 1 Specification of the static and dynamic device properties of a semiconductor step recovery diode example

- Reverse breakdown voltage :

$$K2 = 1.0 / (N \cdot V_t(T2)), K5 = N \cdot V_t(T2), IBVEFF = IBV \cdot AREA$$

$$IDBV = -IST2 \cdot (\limexp(-BV \cdot K2) - 1.0),$$

$$BVEFF = (IBVEFF > IDBV) ? BV - K5 \cdot \ln(IBVEFF / IDBV) : BV,$$

$$Id = -IST2 \cdot (\limexp(-(BVEFF - Vd) \cdot K2) - 1.0 + BVEFF \cdot K2), \text{ where the breakdown physical parameters have their usual meaning: } BV = 4.5, \text{ and } IBV = 1e - 3.$$

- Basic semiconductor diode depletion charge :

$$Qdep = (Vd \geq 0.0) ? CJ0T2 \cdot (Vd + P11 \cdot Vd \cdot Vd) : P6 \cdot (1 - (1 - Vd/JT2)^{P7}),$$

where

$$CJ0T2 = CJ0 \cdot AREA, P11 = M / (2 \cdot VJ), P6 = (CJ0T2 \cdot VJT2) / P7,$$

$$P7 = 1 - M, \text{ and}$$

$$VJT2 = (T2 \cdot VJ) / T1 - 2 \cdot V_t(T2) \cdot \ln(T2 / T1)^{1.5} - ((T2 \cdot Eg(T1) / T1) - Eg(T2)),$$

where the depletion capacitor physical parameters have their usual meaning:

$$CJ0 = 1e - 12, VJ = 1.0 \text{ and } M = 0.5.$$

Building compact device models with Qucs-S: 1 Specification of the static and dynamic device properties of a semiconductor step recovery diode example

- Noise current :

$$\bar{i}^2 = 2 \cdot q \cdot I_d \cdot \Delta f + \frac{K_f \cdot I_d^{A_f}}{f} \cdot \Delta f + \frac{4 \cdot K \cdot T}{R_s} \cdot \Delta f,$$

where the noise physical parameters have their usual meaning:

$$K_f = 0.0, A_f = 1.0.$$

- Basic semiconductor diode diffusion charge :

$$Q_{diff} = T T \cdot I_d$$

- Step recovery diode charge :

$$Q_d = (V_d \leq 0.0) ? C_{J0} * V_d : 0.0,$$

$$Q_d = (V_d > 0.0) \&\& (V_d < FCP) ? C_1 * (V_d + C_2)^2 - C_3 : 0.0,$$

$$Q_d = (V_d > 0.0) \&\& (V_d > FCP) ? C_f * V_d - C_f : 0.0, \text{ where}$$

$$FCP = FC * V_J, C_f = TAU / R_s, C_m = C_f - C_{J0}, C_1 = C_f - C_J / 2 * FCP,$$

$$C_2 = (C_{J0} * FCP) / C_n, C_3 = (C_{J0} * C_{J0} * FCP) / (2 * C_m), C_4 = C_m * FCP / 2,$$


where the capacitor physical parameters have their usual meaning:

$$TAU = 2e - 9, R_s = 0.1, FC = 0.5.$$

Qucs-S Equation-defined components - subcircuit/macromodel design equations

Qucs-S equation blocks can be used as a design aid to calculate component values at the start of a simulation sequence. Unlike Qucs the order of the equations in a Qucs-S block is important. Right hand variables must be calculated before use. Multiple blocks are combined by Qucs.

Adds a design element to subcircuits.




SUB

File=name
is=8e-16
vos=0.7e-3
c2=30e-12
r2=100e3
pswrt=0.625e6
nswrt=0.5e6
ios=20e-9
lb=0e-9
gbp=1e6
va=200
pm=70
cmrr=31622.8
avol=200e3
vsp=14.2
vsn=13.5
vcc=15
vee=-15
iscp=25e-3
pscn=25e-3
pd=59.4e-3
ro1=76.8
ro2=489.2

Equation


```
Eqn1
is1=is
ic1=0.5*c2*pswrt
ic2=ic1
VT=vf(300)
is2=is1*(1+vcs/VT)
lb1=lb-0.5*ios
lb2=lb+0.5*ios
b1=ic1/lb1
b2=ic2/lb2
lee=ic1/((b1+1)/b1)+((b2+1)/b2)
gm1=ic1/VT
rc1=1/(2*pi*gbp*c2)
rc2=rc1
re1=((b1+b2)/(2+b1+b2))*(rc1-1/gm1)
re2=re1
ree=va/lee
cee=(2*ic1*nswrt)-c2
dphi=90-pi
c1=0.5*c2*tan(dphi*pi/180)
gcm=1/(cmrr*rc1)
gas=1/rc1
gb=(avol*rc1)/(rc2*ro2)
ix=2*ic1/r2*gb-is1
temp1=(ro1*is1/VT)
isd1=ix*exp(temp1)+1e-32
temp2=ix/isd1
rc=VT*ln(temp2)/(100*ix)
gc=1/rc
vc=abs(vcc)-vsp+VT*ln(iscp/is1)
ve=abs(vee)-vsn+VT*ln(pscn/is1)
rp=(vcc-vee)*(vcc-vee)/pd
```

Boyle OP AMP
macromodel



Qucs-S: Subcircuit / macromodels




Photodiode subcircuit body



Photodiode symbol




Test circuit and simulation data



Green denotes light source and light bus

Qucs-S: Nonlinear equation defined devices (EDD)



$$I = I(V), \quad g = dI/dV$$

$$Q = Q(V, I), \quad C = dQ/dV = \partial Q(V)/\partial V + \partial Q(I)/\partial I \cdot g, \text{ where}$$

the current flowing in branch n is $I_n = I(V_n) + d/dt(Q_n)$, and $1 \leq n \leq 20$.

- EDD is a multiterminal nonlinear component with branch currents that can be functions of EDD branch voltage, and stored charge that can be a function of both EDD branch voltages and currents
- EDD is similar, but more advanced to the SPICE 3f5 B type I or V controlled sources
- EDD can be combined with conventional circuit components and Qucs-S equation blocks when constructing compact device models and subcircuit macromodels
- EDD is an advanced component, allowing users to construct prototype experimental models from a set of equations derived from physical device properties
- EDD operator d/dt is undertaken internally by Qucs-S
- Qucs-S EDD can have a maximum of 20 two terminal branches

Jahn S. & Brinson M.E. (2008). Interactive compact device modelling using Qucs equation-defined devices. *International Journal of Numerical Modelling: Electrical Networks, Devices and Fields*, 21:335-349, DOI:10.1002/jnm.676, John Wiley & Sons, Ltd.

Brinson M.E. & Jahn S. (2009). Qucs: A GPL software package for simulation, compact device modelling and circuit macromodelling from DC to RF and beyond, *International Journal of Numerical Modelling: Electrical Networks, Devices and Fields*, 22:297-319, DOI:10.1002/jnm.702, John Wiley & Sons, Ltd.

Qucs-S: An EDD compact model of a semiconductor diode, including noise

Model
Function
Control
Parameters

BVSWITCH
CdepSWITCH
CdiffSWITCH
ACnoiseSWITCH

$$Q1 = Q_{dep}$$


$$Q2 = Q_{diff}$$

Breakdown
 I_d


Noise free
resistor

Shot noise


1/f noise



Qucs-S: An EDD compact model of a semiconductor diode, typical simulation data



Qucs-S: An EDD compact model of a step recovery semiconductor diode



$I1 = IST2 * (\limexp(V1 * K2) - 1.0) + GMIN * V1$
 $Q1 = (CdepPARAM == 1) ? ((V1 >= 0.0) ? CJ0T2 * (V1 + P11 * V1 * V1) : P6 * (1 - (V1 / VJT2) * P7)) : 0$
 $I2 = (BVSWITCH == 1) ? (V1 < -BV) ? -IST2 * (\limexp(-(BVEFF + V1) * K2) - 1 + BVEFF * K2) : 0 : 0$
 $Q2 = (CdiffPARAM == 1) ? TT * I1 : 0$
 $I3 = (BVSWITCH == 1) ? (V1 == -BV) ? IBV : 0 : 0$
 $Q3 = (IrecSWITCH == 1) ? (V1 < 0.0) ? CJ0 * V1 : 0 : 0$
 $Q4 = (IrecSWITCH == 1) ? (V1 > 0.0) \&\& (V1 < FCP) ? C1 * (V1 + C2) * 2 - C3 : 0 : 0$
 $Q5 = (IrecSWITCH == 1) ? (V1 > FCP) ? CF * V1 - C4 : 0 : 0$

Q3 represents Cdep

Q4 and Q5 represent Cdiff

Equation

Eqn2
 $T1 = TNOM + 273.15$
 $VJT2 = (T2 * VJ / T1) - 2 * VTT2 * \ln(T2 / T1) * 1.5 - ((T2 * EgT1 / T1) - EgT2)$
 $VTT2 = PK * T2 / PQ$
 $EgT1 = Eg - 7.02e-4 * T1 * T1 / (1108 + T1)$
 $EgT2 = Eg - 7.02e-4 * T2 * T2 / (1108 + T2)$
 $T2 = TEMP + 273.15$
 $IST2 = ISEFF * (T2 / T1) * (XTI / N) * \exp((-EgT1 / VTT2) * (1 - T2 / T1))$
 $PQ = 1.602176462e-19$
 $PK = 1.3806503e-23$

Equation

Eqn5
 $FCP = VJ$
 $CF = TAU / RS$
 $CM = CF * CJ0$
 $C1 = CF * CJ0 / 2 * FCP$
 $C2 = (CJ0 * FCP) / CM$
 $C3 = (CJ0 * CJ0 * FCP) / (2 * CM)$
 $C4 = CM * FCP / 2$
 $CdepPARAM = (IrecSWITCH == 1) ? 0 : (CdepSWITCH == 1) ? 1 : 0$
 $CdiffPARAM = (IrecSWITCH == 1) ? 0 : (CdiffSWITCH == 1) ? 1 : 0$


If IrecSWITCH == 1 then CdepSWITCH and CdiffSWITCH over-iden

Equation

Eqn3
 $P6 = CJ0T2 * VJT2 / P7$
 $P7 = 1 - M$
 $K5 = N * VTT2$
 $IBVEFF = IBV * AREA$
 $IDBV = -IST2 * (\limexp(-BV * K2) - 1.0)$
 $BVEFF = (IBVEFF > IDBV) ? BV - K5 * \ln(IBVEFF / IDBV) : BV$
 $P11 = M / (2 * VJ)$


Small signal AC shot and 1/f noise model not included

Qucs-S: Test circuit and simulation data for the step recovery semiconductor diode model




transient simulation

TR1
Type=lin
Start=0
Stop=5n
Points=5000
IntegrationMethod=Gear
Order=6












Generating Qucs-S Verilog-A compact device models: Introduction

- The following diagram illustrates the initial stage in the construction of a Qucs Verilog-A compact device model.



Relationships between Qucs-S schematic symbols and Verilog-A code fragments

Fundamental EDD blocks

Qucs symbol	Quantity equations	Verilog-A code fragment	Quantity equations	Verilog-A code fragment
	$I_{name} = I1 = f(V2, V3, \dots, V8)$ $I2, I3, \dots, I8 = 0 \text{ and } Q1, Q2, \dots, Q8 = 0.$ $\text{Where } V_m = V(n_{xm}, n_{ym}) \text{ or } V_m = V(n_{xm}), \text{ and } 2 \leq m \leq 8.$	$I_{name} = f(V2, V3, \dots, V8);$ Or $I_{name} <+ f(V2, V3, \dots, V8);$	<p>(a) Model initialisation block</p> <p>Equation</p> $\text{Eqn1} \quad \text{con1} = \dots;$ $\text{con2} = \dots;$ $\text{con3} = \dots;$	<p>Verilog-A code fragment</p> <pre>@(initial_model) begin con1 =; con2 =; con3 =; end</pre>
	$Q1 = f(V1, V2, \dots, V8, I1, I2, \dots, I8)$ $Q2, \dots, Q8 = 0.$ $\text{Where } V_m = V(n_{xm}, n_{ym}) \text{ or } V_m = V(n_{xm}), \text{ and } 1 \leq m \leq 8.$	$I(n_{x1}, n_{y1}) <+ \text{ddt}(Q1);$ Or $I(n_{x1}, n_{y1}) = \text{ddt}(Q1);$	<p>(b) Standard resistors</p>  $R=R$	$I(n_x, n_y) <+ V(n_x, n_y)/R;$ $I(n_x, n_y) <+ \text{white_noise}((\text{FourKT}/R, \text{"thermal"});$ $\text{Where FourKT} = 4.0 \cdot 'P.K \cdot \$\text{temperature}, \text{ and}$ $'P.K = 1.3806505e-23 \text{ K}^{-1}, \$\text{temperature is the resistor temperature in Kelvin.}$
	$Q1 = f(V1, V2, \dots, V8, I1, I2, \dots, I8)$ $Q2, \dots, Q8 = 0.$ $\text{Where } V_m = V(n_{xm}, n_{ym}) \text{ or } V_m = V(n_{xm}), \text{ and } 1 \leq m \leq 8.$	$I(n_{x1}, n_{y1}) <+ \text{ddt}(Q1);$ Or $I(n_{x1}, n_{y1}) = \text{ddt}(Q1);$	<p>(c) Noise free resistors</p>  $I1 = V1/R = V(n_x, n_y)/R$	$I(n_x, n_y) <+ V(n_x, n_y)/R;$
	$Q1 = f(V1, V2, \dots, V8, I1, I2, \dots, I8)$ $Q2, \dots, Q8 = 0.$ $\text{Where } V_m = V(n_{xm}, n_{ym}) \text{ or } V_m = V(n_{xm}), \text{ and } 1 \leq m \leq 8.$	$I(n_{x1}, n_{y1}) <+ \text{ddt}(Q1);$ Or $I(n_{x1}, n_{y1}) = \text{ddt}(Q1);$	<p>(d) Voltage controlled current block</p>  $I_{name} = X \cdot V(n_x, n_y)$	$I_{name} = X \cdot V(n_x, n_y);$
	$Q1 = f(V1, V2, \dots, V8, I1, I2, \dots, I8)$ $Q2, \dots, Q8 = 0.$ $\text{Where } V_m = V(n_{xm}, n_{ym}) \text{ or } V_m = V(n_{xm}), \text{ and } 1 \leq m \leq 8.$	$I(n_{x1}, n_{y1}) <+ \text{ddt}(Q1);$ Or $I(n_{x1}, n_{y1}) = \text{ddt}(Q1);$	<p>(e) current to voltage conversion block</p>  $I_{name} = I1 = V1$	$I_{name} = V(n_x);$

A maximum of 20 two port branches are now allowed per EDD.

MOT-ADMS: Introduction to the basic Verilog-A subset available with ADMS

**The MOT-ADMS software is supplied with little documentation!
These brief notes provide a basic introduction to the MOT-ADMS Verilog-A subset**

- Verilog-A is a case sensitive language
- Comments: single line comments start with `//`,
block comments begin with `/*` and end with `*/`
- Identifiers are sequences of letters, digits, dollar signs '\$' and the underscore '_';
the first letter of an identifier must not be a digit
- MOT-ADMS version 2.30 keywords: **parameter, aliasparameter, aliasparam, module, endmodule, function, endfunction, discipline, potential, flow, domain, ground, enddiscipline, nature, endnature, input, output, inout, branch, analog, begin, end, if, while, case, endcase, default, for, else, integer, real, string, from, exclude, inf, INF**
- Compiler directives: ``define`, ``undef`, ``ifdef`, ``else`, ``endif`, ``include`
- Data types: **integers, reals and strings**
- Predefined constants in "constants.vams": ``M_PI`, ``M_TWO_PI`, ``M_PI_2`, ``M_PI_4`, ``M_1_PI`, ``M_2_PI`, ``M_2_SQRTPI`, ``M_E`, ``M_LOG2E`, ``M_LOG10E`, ``M_LN2`, ``M_LN10`, ``M_SQRT2`, ``M_SQRT1_2`, ``P_Q`, ``P_C`, ``P_K`, ``P_H`, ``P_EPS0`, ``P_U0`, ``P_CELSIUS0`
- Variables are named objects that contain a value of a particular type. They are initialised to zero or unknown. They retain their value until changed by an assignment statement.

MOT-ADMS: Introduction to the basic Verilog-A subset available with ADMS; continued

- Parameters are declared using statements of the form:
parameter integer size=16; parameter real period = 1.0 from (0:inf);
parameter integer dir = 1 from [-1:1] exclude 0;
- Verilog-A natures and disciplines are listed in file “disciplines.vams”
- Port, net and node examples in Verilog-A:
module amp(out1, in1);
input in1;
output out1;
electrical out1, in1;
- Branches declared with statement **branch (n1,n2) b1;**
- Signal access function examples: **V(n2), I(n), V(b1), I(b1), V(n,m), I(n,m)**
- Current contribution examples:
I(diode) <+ Is*(limexp(V(diode)/\$vt)-1);
I(diode) <+ ddt(-2*cj0*phi*sqrt(1-V(diode)/phi));
- MOT-ADMS allows an extensive range of Verilog-AMS operators and mathematical functions
- Environmental Functions: **\$temperature, \$vt, \$strobe, \$finish, \$given, \$parameter_given**
- Analogue operators: **@(initial_step), @(final_step), @(initial_model), @(initial_instance)**

MOT-ADMS: Introduction to the basic Verilog-A subset available with ADMS; continued

- Analogue behavioural statements:

1. Analog process/procedural block;

```
analog begin
```

```
    I(diode) <+ Is*(limexp(V(diode)/$vt)-1);
```

```
    qd      = tf*I(diode) -2*cj0*phi*sqrt(1-V(diode)/phi);
```

```
    I(diode) <+ ddt(qd);
```

```
end
```

2. Assignment statements consist of a variable followed by = and an expression

3. Conditional operator cond ? Val1 : Val2, for example

```
State = (V(d) > 0.0) ? 1 : -1;
```

4. if-else statement:

```
If (V(ps,ns) > thresh)
```

```
    I(p,n) <+ 1;
```

```
else
```

```
    I(p,n) <+ 0;
```

TRUE = non-zero value

5. Case statement:

```
case (select)
```

```
    0 : out = I(in0);
```

```
    1 : out = I(in1);
```

```
    2 : out = I(in2);
```

```
    default : out = 0;
```

```
endcase
```

6. While statement:

```
test = 4;
```

```
While( test) begin
```

```
    A = A+1;
```

```
    B = B-1;
```

```
    test = test-1;
```

```
end
```

7. For loops:

```
for (i=0; i <10; i=i+1) begin
```


```
    ..
```

```
    ..
```

```
end
```

8. User defined functions and function calls.

Generating Qucs-S Verilog-A compact device models: original user controlled construction of Verilog-A models using static C libraries



1. Compile Verilog-A template code with ADMS
2. Add new model to Qucs by patching C++ code
3. Add new model symbol to Qucs C++ code
4. Compile and link Qucs **static** C++ code to generate new version of Qucs

Generating Qucs Verilog-A compact device models: C++ code patches; model REGISTRATION process

Compiling **XXX.va** with ADMS-2.30 results in files

Qucs uses static C++ libraries

XXX.core.cpp, XXX.core.h
XXX.defs.h
XXX.gui.cpp, XXX.gui.h
XXX.analogfunction.cpp

1. Qucs-core

- 1.1 Directory `./src/components/verilog`
Modify file `Makefile.am`
ADD to `libverilog_SOURCES = ...`
`XXX.analogfunction.cpp XXX.core.cpp`
ADD to `noinst_HEADERS =`
`XXX.analogfunction.h XXX.defs.h XXX.core.h`
ADD to `VERILOG_FILES =`
`XXX.va`
ADD to `"if MAINTAINER_MODE"`
An entry for XXX (use existing code as a template)

- 1.2 Directory `./src/components`
Modify file `components.h`
ADD `#include "verilog/XXX.core.h"`

- 1.3 Directory `./src`
Modify file `module.cpp`
ADD `REGISTER_CIRCUIT(XXX);`

REGISTER NEW MODEL

2. model symbol

After entering the Verilog-a code for a new model, pressing key F9 will automatically generate a Qucs schematic symbol for the new model. This may be edited using the Qucs drawing tools.
On saving the symbol Qucs writes the C++ drawing code for the symbol to file **XXX.dat** in the working project directory.

5. Qucs

- 5.1 Directory `./qucs/qucs/components`
Modify file `Makefile.am`
ADD to `libcomponents_a_SOURCES = ...`
`XXX.cpp`
ADD to `noinst_HEADERS =`
`XXX.h`
- 5.2 Directory `./qucs/qucs/components`
Modify file `components.h`
ADD `#include "XXX.h"`
- 5.3 Directory `./qucs/qucs`
Modify file `module.cpp`
ADD `REGISTER_VERILOGA_1(XXX);`

3. Qucs model graphics

Copy files `XXX.gui.cpp` and `XXX.gui.h` to directory `./qucs/qucs/components` as files `XXX.cpp` and `XXX.h` respectively.

3.1 File `XXX.cpp`

- (a) Change the `XXX.cpp` statement
`#include XXX.gui.h` to
`#include XXX.h`
- (b) Change code line `Name = "T";` to a more appropriate name, like
`Name = "BJT";`
- (c) Replace the symbol drawing statement, at the bottom of the file, with the C++ code held in file **XXX.dat**.


4. Model bitmap

- 4.1. Generate a 30x30 pixel bitmap (png format) using Gimp.
- 4.2. Save `XXX.png` in Qucs directory `./qucs/qucs/bitmaps`.
- 4.3 Modify file `Makefile.am` in directory `./qucs/qucs/bitmaps` to include Model name `XXX.png` in `"XPMS= ..."`

Introduction to the Qucs GPL Verilog-A module synthesizer: Part I

Qucs-0.0.19S includes the first release of a GPL Verilog-A synthesis tool for compact device modelling.

- The Qucs-0.0.19-S Verilog-A synthesizer is a basic working version of this new open source ECAD tool.
- Generated synthesized Verilog-A code is relatively basic and has to be optimized manually for speed. However, it is expected that in the future its operation will improve as development of the Qucs synthesizer progresses.
- Circuits and Verilog-A synthesized models can be constructed from the following Qucs/SPICE built in components:



Introduction to the Qucs GPL Verilog-A module synthesizer: Part II

Data flow through the Qucs GPL compact device modelling tool set.


QUCS FILTER SYNTHESIS

VERILOG-A MODEL SYNTHESIS

QUCS/ADMS VERILOG-A
"TURN KEY"
COMPILER

DEVELOP TEST CIRCUIT, SIMULATE,
AND EVALUATE OUTPUT DATA

Realization : LC ladder (pi-type)
Type: Bessel
Class: Bandpass
Order: 3
Fstart: 1 GHz
Fstop: 2 GHz
Impedance: 50 Ohm



```
"include "disciplines.vams"
"include "constants.vams"
module BPF2(P1, P2);
  inout P1, P2;
  electrical P1, _net0L1, n1, P2, _net0L2, _net0L3;
  analog begin
    @(initial_model)
    begin
      end
      I(_net0L1) <+ ddt(V(_net0L1));
      I(_net0L1) <+ (-V(P1));
      I(P1) <+ V(_net0L1)/(11.79n+1e-20);
      I(P1) <+ ddt((-V(P1)) * 1.074p );
      I(_net0L2) <+ ddt(V(_net0L2));
      I(_net0L2) <+ V(n1,P2);
      I(n1,P2) <+ V(_net0L2)/(7.723n+1e-20);
      I(P1,n1) <+ ddt(V(P1,n1) * 1.64p );
      I(_net0L3) <+ ddt(V(_net0L3));
      I(_net0L3) <+ (-V(P2));
      I(P2) <+ V(_net0L3)/(1.806n+1e-20);
      I(P2) <+ ddt((-V(P2)) * 7.014p );
    end
  endmodule
```

Build Verilog-A module from subcircuit

xxxx.va

ADMS

xxxx.va.cpp

P1 P2

BPF2

Edit text symbol

BPF1

P1

Num=1

Z=50 Ohm

P2

Num=2

Z=50 Ohm

Create circuit schematic and simulate

dc simulation


DC1

Equation

Eqn1
dBS21=dB(S[2,1])
dBS11=dB(S[1,1])

S parameter simulation


SP1
Type=log
Start=100MHz
Stop=20GHz
Points=201



Plotted and tabulated simulation data





Introduction to the Qucs GPL Verilog-A module synthesizer: Part IV

Synthesis of a SPICE like compact semiconductor diode model: static I_d and dynamic capacitance model plus synthesized Verilog-A module code.




Introduction to the Qucs GPL Verilog-A module synthesizer: Part V

Synthesis of a SPICE like semiconductor diode model: simulated static and dynamic characteristics.





Introduction to the Qucs GPL Verilog-A module synthesizer: Part VI

Verilog-A synthesis of a SPICE like semiconductor diode model: temperature effects





Introduction to the Qucs GPL Verilog-A module synthesizer: Part VII

Verilog-A synthesis of a SPICE like semiconductor diode model: simulated $I_d - V_d$ temperature effects.



Simulation data for
Qucs EDD model and built-in diode model




Simulation data for
Verilog-A model and built-in diode model

Introduction to the Qucs GPL Verilog-A module synthesizer: Part VIII

Verilog-A synthesis of semiconductor device shot and flicker noise: EDD models and Verilog-A module code.



Shot_NoiseR11



Compact modelling
TEMPLATE


```
"include "disciplines.vams"
"include "constants.vams"
module Shot_NoiseR1(P1, P2, P3, P4);
inout P1, P2, P3, P4;
electrical nShot, P2, P1, P3, P4;
analog begin
@{(Initial_model)
begin
end
!(nShot) <+ (-V(nShot))/( 1 );
!(nShot) <+ white_noise(1,"shot" );
!(P2,P1) <+ V(P2,P1)/( 1e-3 );
!(P3,P4) <+ sqrt(2" P0*((V(P1,P2)*1e3)+1e-20))*V(nShot);
end
endmodule
```

Synthesized Verilog-A module code

Noise model symbols




Flicker_NoiseR11
Kf=1e-16
Fle=1
Af=1



```
"include "disciplines.vams"
"include "constants.vams"
module Flicker_NoiseR1(P1, P2, P3, P4);
inout P1, P2, P3, P4;
electrical P2, P1, nFlicker, P3, P4;
parameter real Kf=1e-12;
parameter real Fle=1;
parameter real Af=1;
analog begin
@{(Initial_model)
begin
end
!(P2,P1) <+ V(P2,P1)/( 1e-3 );
!(nFlicker) <+ flicker_noise(Kf, Fle, "flicker" );
!(nFlicker) <+ (-V(nFlicker))/( 1 );
(P3,P4) <+ sqrt(exp(Af*\ln((V(P1,P2)*1e3)+1e-30)))V(nFlicker);
end
endmodule
```

Introduction to the Qucs GPL Verilog-A module synthesizer: Part IX

Verilog-A synthesis of semiconductor device shot and flicker noise: small signal AC domain simulation data.



ac simulation




AC1
Type=log
Start=0.01
Stop=100k
Points=141
Noise=yes

Parameter sweep

SW1
Sim=AC1
Type=lin
Param=IsW
Start=0
Stop=1
Points=11

dc simulation


DC1



Introduction to the Qucs GPL Verilog-A module synthesizer: Part X

Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS

$I_{ds} = f(V_d, V_g, V_s, V_b)$ model for a transistor operating in long channel mode.







Qucs EDD EKV2p6 $I_{ds}=f(V_d, V_g, V_s, V_b)$ model

Synthesized EKV2p6 $I_{ds}=f(V_d, V_g, V_s, V_b)$ Verilog-A code

Introduction to the Qucs GPL Verilog-A module synthesizer: Part XI

Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS

$I_{ds} = f(V_d, V_g, V_s, V_b)$ swept DC simulation data.





Introduction to the Qucs GPL Verilog-A module synthesizer: Part XII

Verilog-A synthesis of multi-EDD models: Optimization of Qucs synthesized Verilog-A module code for speed.

```
'include "disciplines.vams"
'include "constants.vams"
module EKV_VA_OPT(PB, PG, PD, PS);
    inout PB, PG, PD, PS;
    electrical PD, PS, PG, PB;
    parameter real L=10u;      parameter real W=20u;
    parameter real VTO=0.5;    parameter real GAMMA=0.7;
    parameter real PHI=0.5;    parameter real KP=20e-6;
    parameter real THETA=50e-3; parameter real Temp=26.85;
    real TempK, KS, VT, K1, K2, K3, K4, K6, K7, K8;
    real Vg, Vs, Vd, nVP, nBETA, m, nfr, ntr;
    analog begin
        @(initial_model)
        begin
            TempK=Temp+273.15;    KS=KP*W/L;
            VT= P_K*TempK/P_Q;    K1=GAMMA*Z;
            K2=VTO*(1-GAMMA)*exp(PH);    K3=K1*K1;
            K4=PH*(1+4*VT);    K5=1/(2*VT);    K7=2*VT*VT;
            end
            Vg = V(PG,PB); Vs = V(PS,PB); Vd = V(PD,PB);
            nVP = (Vg+K2-0.7)/(Vg+K2-PHI-GAMMA*(exp((Vg+K2+K3)-K1))-PH);
            nBETA = KS*(1+THETA)*nVP;
            m = 1.0-GAMMA*(2*exp(nVP-K4));
            nfr = ln(1+lnexp((nVP-Vd)*K6))/ln(1+lnexp((nVP-Vg)*K6));
            ntr = ln(1+lnexp((nVP-Vd)*K6))/ln(1+lnexp((nVP-Vd)*K6));
            I(PD,PS) <- K7*m*nBETA*(nfr-ntr);
        end
    endmodule
```

EKV2p6 EKV_VA_OPT
optimized Verilog-A
module code

TEST MODULE



EKV_VA_OPT3
L=10u
W=20u
VTO=0.5
GAMMA=0.7
PHI=0.5
KP=20e-6
THETA=50e-3
Temp=26.85

A comment on the Qucs simulation process:

Simple simulation run time tests indicate that the optimized EKV2p6 Verilog-A model simulation speed is at least 30X faster than the interactive EDD model.

NOTES



1. At this stage in the development of the Qucs synthesizer optimized Verilog-A module code is done manually.
2. General procedure:
 - 2.1 Reduce current contribution statements to a minimum. This can be done by representing model equation quantities by real variables rather than internal node voltages.
[one I(a) <- in the EKV nMOS example]
 - 2.2 Eliminate as many as possible internal model nodes and remove current to voltage one Ohm conversion resistors.
[zero left in EKV nMOS example]

An outline of Qucs-S compact device modelling: History and capabilities:

Part 1– From Equation-Defined Device (EDD) modelling to Verilog-A module synthesis

- End of Part 1